A reconfigurable distributed architecture for clock generation in large many-core SoC

This paper focuses on clock generation and distribution in large SoC. After a brief analysis of diverse existed approaches, we propose a distributed architecture based on coupled local clock generators. Three prototypes are presented to demonstrate the feasibility of a large globally synchronous SoC with high reliability by using this approach. Moreover, the reconfigurability feature of this architecture provides a platform for exploring topologies with potentially improved performance.

[1]  Gill A. Pratt,et al.  Distributed Synchronous Clocking , 1995, IEEE Trans. Parallel Distributed Syst..

[2]  Gérard Scorletti,et al.  All-digital PLL array provides reliable distributed clock for SOCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[3]  S. Fischer,et al.  A 600 MHz IA-32 microprocessor with enhanced data streaming for graphics and video , 1999 .

[4]  J.A. Tierno,et al.  A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.

[5]  Olivier Billoint,et al.  Distributed clock generator for synchronous SoC using ADPLL network , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[6]  A. Korniienko,et al.  Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks , 2011, Proceedings of the 2011 American Control Conference.

[7]  Jonathan Chang,et al.  A 45 nm 8-Core Enterprise Xeon¯ Processor , 2010, IEEE J. Solid State Circuits.

[8]  G. P. Nikishkov,et al.  Water Surface Animation using Damped Wave Equation and CUDA Acceleration , 2011 .

[9]  Olivier Billoint,et al.  FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

[10]  Dimitri Galayko,et al.  “Swimming pool”-like distributed architecture for clock generation in large many-core SoC , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Dimitri Galayko,et al.  On-chip clock error characterization for clock distribution system , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[12]  F. Anceau.  A synchronous approach for clocking VLSI systems , 1982, IEEE Journal of Solid-State Circuits.

[13]  Behzad Razavi.  Active GHz Clock Network Using Distributed PLLs , 2003 .

[14]  Vivek Tiwari,et al.  Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[15]  Jérôme Juillard,et al.  Synchronization Analysis of Networks of Self-Sampled All-Digital Phase-Locked Loops , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Jonathan Chang,et al.  A 45 nm 8-Core Enterprise Xeon¯ Processor , 2009, IEEE Journal of Solid-State Circuits.

[17]  Ran Ginosar,et al.  Timing-driven variation-aware nonuniform clock mesh synthesis , 2010, GLSVLSI '10.