CodSim - a combined delay fault simulator

Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they only model a subset of delay defect behaviors. To solve this problem a combined delay fault (CDF) model has been developed, which models delay faults caused by the combination of spot defects, parametric process variation, and capacitive coupling. The spot defects are modeled as both resistive opens and shorts. The CDF model has been implemented in the CodSim delay fault simulator which gives more realistic delay fault coverage. The fault coverage of traditional test sets has been evaluated on the ISCAS85 circuits.

[1]  D. M. H. Walker,et al.  Timing analysis of combinational circuits including capacitive coupling and statistical process variation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[2]  D. M. H. Walker,et al.  Resistive bridge fault modeling, simulation and test generation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  Kwang-Ting Cheng,et al.  Delay testing considering power supply noise effects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Will R. Moore,et al.  Delay-fault testing and defects in deep sub-micron ICs-does critical resistance really mean anything? , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  W. Robert Daasch,et al.  Effectiveness comparisons of outlier screening methods for frequency dependent defects on complex ASICs , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[6]  Shahin Nazarian,et al.  Analyzing crosstalk in the presence of weak bridge defects , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[7]  Lawrence T. Pileggi,et al.  TACO: timing analysis with COupling , 2000, Proceedings 37th Design Automation Conference.

[8]  D. M. H. Walker,et al.  PROBE: a PPSFP simulator for resistive bridging faults , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[9]  Kwang-Ting Cheng,et al.  Delay testing considering crosstalk-induced effects , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[11]  Weiping Shi,et al.  A circuit level fault model for resistive opens and bridges , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[12]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Yuyun Liao,et al.  Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Kwang-Ting Cheng,et al.  Generation of High Quality Tests for Robustly Untestable Path Delay Faults , 1996, IEEE Trans. Computers.

[16]  D. M. H. Walker,et al.  An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[17]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.

[18]  Andrzej J. Strojwas,et al.  Delay fault coverage: a realistic metric and an estimation technique for distributed path delay faults , 1996, Proceedings of International Conference on Computer Aided Design.

[19]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.