A 64 MHz /spl Sigma//spl Delta/ ADC with 105 dB IM3 distortion using a linearized replica sampling network
暂无分享，去创建一个
The authors present a ΣΔ ADC with 105 dB distortion up to 1.5 MHz signal bandwidth, which uses a linear sampling network in a single-bit feedback 2-1-1 mash cascade modulator architecture. Operating at 64 MHz clock frequency, the measured SNR in a 1.1 MHz bandwidth is 88 dB. The area, including bypass capacitors, is 2.6 mm/sup 2/, in a 0.18 μm 1.8 V/3.3 V SP5M digital CMOS process. The power consumed is 230 mW, including references and decimation filter.
[1] Todd L. Brooks,et al. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .
[2] I. Fujimori,et al. A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).