An ASIC implementation of low area AES encryption core for wireless networks
暂无分享,去创建一个
[1] C. Senthilpari,et al. A low power hardware implementation of S-Box for Advanced Encryption Standard , 2014, 2014 11th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON).
[2] Wei Wang,et al. Research on Zigbee wireless communication technology , 2011, 2011 International Conference on Electrical and Control Engineering.
[3] David Canright,et al. A Very Compact S-Box for AES , 2005, CHES.
[4] Tim Good,et al. Very small FPGA application-specific instruction processor for AES , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Simon Heron,et al. Encryption: Advanced Encryption Standard (AES) , 2009 .
[6] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.
[7] Panu Hämäläinen,et al. Efficient byte permutation realizations for compact AES implementations , 2005, 2005 13th European Signal Processing Conference.
[8] Lars R. Knudsen,et al. Advanced Encryption Standard (AES) - An Update , 1999, IMACC.
[9] Vincent Rijmen. Efficient Implementation of the Rijndael S-box , 2000 .
[10] E. Bulus,et al. Affine Equivalence in S-boxes , 2006, 2006 IEEE 14th Signal Processing and Communications Applications.
[11] Panu Hämäläinen,et al. Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).
[12] Xiaojiang Du,et al. Security in wireless sensor networks , 2008, IEEE Wireless Communications.