Brief Announcement: Towards Reduced Instruction Sets for Synchronization
暂无分享,去创建一个
Contrary to common belief, a recent work by Ellen, Gelashvili, Shavit, and Zhu has shown that computability does not require multicore architectures to support "strong" synchronization instructions like compare-and-swap, as opposed to combinations of "weaker" instructions like decrement and multiply. However, this is the status quo, and in turn, most efficient concurrent data-structures heavily rely on compare-and-swap (e.g. for swinging pointers).
We show that this need not be the case, by designing and implementing a concurrent linearizable Log data-structure (also known as a History object), supporting two operations: append(item), which appends the item to the log, and get-log(), which returns the appended items so far, in order. Readers are wait-free and writers are lock-free, hence this data-structure can be used in a lock-free universal construction to implement any concurrent object with a given sequential specification. Our implementation uses atomic read, xor, decrement, and fetch-and-increment instructions supported on X86 architectures, and provides similar performance to a compare-and-swap-based solution on today's hardware. This raises a fundamental question about minimal set of synchronization instructions that the architectures have to support.
[1] Christoforos E. Kozyrakis,et al. A case for intelligent RAM , 1997, IEEE Micro.
[2] Maurice Herlihy,et al. Wait-free synchronization , 1991, TOPL.
[3] Yehuda Afek,et al. Fast concurrent queues for x86 processors , 2013, PPoPP '13.
[4] Nir Shavit,et al. A Complexity-Based Hierarchy for Multiprocessor Synchronization: [Extended Abstract] , 2016, PODC.