0.18- μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation

A feedback MOS current mode logic (MCML) is proposed for the high-speed operation of CMOS transistors. This logic is more tolerant to the threshold voltage fluctuation than the conventional MCML and is suitable for gigahertz operation of deep-submicron CMOS transistors. Using this logic, 8:1 multiplexer (MUX) and 1:8 demultiplexer (DEMUX) ICs for optical-fiber-link systems have been fabricated with 0.18-/spl mu/m CMOS transistors. The ICs are faster than conventional CMOS MUX and DEMUX ICs and their power consumption is less than 1/4 of that of the conventional 10-Gb/s MUX and DEMUX ICs made using Si bipolar or GaAs transistors.

[1]  Shoichi Shimizu,et al.  A 10ghz Gaas 8b Multiplexer/demultiplexer Chip Set For The Sonet Sts-192 System , 1991 .

[2]  Masakazu Yamashina,et al.  An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .

[3]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[4]  S. L. Sundaram,et al.  Silicon bipolar chipset for SONET/SDH 10 Gb/s fiber-optic communication links , 1995 .

[5]  Yuichi Kado,et al.  3-Gb/s CMOS 1:4 MUX and DEMUX ICs , 1995 .

[6]  M. Bagheri,et al.  10 Gb/s framer/demultiplexer IC for SONET STS-192 applications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[7]  J. Hauenschild,et al.  A 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer in a standard plastic package with external VCO , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  H. Tezuka,et al.  High performance CMOS for GHz communication IC , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[9]  K. Yoshida,et al.  2.8 Gb/s 176 mW byte-interleaved and 3.0 Gb/s 118 mW bit-interleaved 8:1 multiplexers , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  K. Takeuchi,et al.  Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[11]  Furukawa,et al.  A 2.4-Gb/s CMOS clock recovering 1:8 demultiplexer , 1997, Symposium 1997 on VLSI Circuits.

[12]  Horowitz,et al.  A 0.6/spl mu/m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling , 1997, Symposium 1997 on VLSI Circuits.

[13]  M. Fujii,et al.  Low-power-consumption 10-Gbps GaAs 8:1 multiplexer/1:8 demultiplexer , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[14]  K. Nakamura,et al.  A 4.25 Gb/s CMOS fiber channel transceiver with asynchronous binary tree-type demultiplexer and frequency conversion architecture , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[15]  K. Yoshida,et al.  A single chip 2.4 Gb/s CMOS optical receiver IC with low substrate crosstalk preamplifier , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[16]  M. Soda,et al.  A 10 Gb/s SiGe bipolar framer/demultiplexer for SDH systems , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[17]  Muneo Fukaishi,et al.  A 6 Gbps CMOS phase detecting DEMUX module using half-frequency clock , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[18]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[19]  T. Ogura,et al.  A 10 Gb/s demultiplexer IC in 0.18 /spl mu/m CMOS using current mode logic with tolerance to the threshold voltage fluctuation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[20]  M. Horowitz,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 1999, IEEE Journal of Solid-State Circuits.