Functional verification methodology of Chameleon processor

Functional verification of the new generation microprocessor developed by SGS-Thomson Microelectronics makes extensive use of advanced technologies. This paper presents a global overview of the methodology and focuses on three main aspects: Use of acceleration and emulation technologies for the verification of the VRDL specification in the early stages of the design; development and use of sequential verification methods built upon a commercially available formal proof tool; and extensive use of combinational proof for circuit-level verification, in conjunction with transistor abstraction.

[1]  Kenneth L. McMillan,et al.  Using Formal Verification/Analysis Methods on the Critical Path in System Design: A Case Study , 1995, CAV.

[2]  Sérgio Vale Aguiar Campos,et al.  Symbolic Model Checking , 1993, CAV.

[3]  Randal E. Bryant Extraction of gate level models from transistor circuits by four-valued symbolic analysis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Andreas Kuehlmann,et al.  Formal verification of a PowerPC microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[5]  Aharon Aharon,et al.  Test Program Generation for Functional Verification of PowePC Processors in IBM , 1995, 32nd Design Automation Conference.

[6]  Charles H. Malley,et al.  Logic verification methodology for PowerPC microprocessors , 1995, DAC '95.