PAD: A New Interactive Knowledge-Based Analog Design Approach
暂无分享,去创建一个
[1] Denis Flandre,et al. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.
[2] Marc Pastre,et al. Procedural analog design (PAD) tool , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..
[3] David M. Binkley,et al. Design-oriented characterization of CMOS over the continuum of inversion level and channel length , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).
[4] Matthias Bucher,et al. An efficient parameter extraction methodology for the EKV MOST model , 1996, Proceedings of International Conference on Microelectronic Test Structures.
[5] David J. Allstot,et al. Sizing of cell-level analog circuits using constrained optimization techniques , 1993 .
[6] F. Krummenacher,et al. The EPFL-EKV MOSFET Model Equations for Simulation , 1998 .
[7] E. Vittoz,et al. An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .
[8] Robert Spence,et al. The facilitation of insight for analog design , 1999 .