Effects of reliability screens on MOS charge trapping

The effects of pre-irradiation elevated-temperature bias stresses on the radiation hardness of field-oxide transistors have been investigated as a function of stress temperature, time, and bias. Both the stress temperature and time are found to have a significant impact on radiation-induced charge buildup in these transistors. Specifically, an increase in either the stress temperature or time causes a much larger negative shift (towards depletion) in the I-V characteristics of the n-channel field-oxide transistors. This increased shift in the transistor I-V characteristics with stress temperature and time suggests that the mechanisms responsible for the stress effects are thermally activated. An activation energy of /spl sim/0.38 eV was measured. The stress bias was found to have no impact on radiation-induced charge buildup in these transistors. The observed stress temperature, time, and bias dependencies appears to be consistent with the diffusion of molecular hydrogen during a given stress period. These results have important implications for the development of hardness assurance test methods.

[1]  R. V. Jones,et al.  Temperature effects on the radiation response of MOS devices , 1988 .

[2]  Daniel M. Fleetwood,et al.  Effects of burn-in on radiation hardness , 1994 .

[3]  C. Barnes,et al.  The application of deep level transient spectroscopy to the measurement of radiation-induced interface state spectra , 1988 .

[4]  H. E. Boesch,et al.  Post-Irradiation Effects in Field-Oxide Isolation Structures , 1987, IEEE Transactions on Nuclear Science.

[5]  J. M. Benedetto,et al.  Time dependent annealing of radiation-induced leakage currents in MOS devices , 1989 .

[6]  James R. Schwank,et al.  Correlation of Radiation Effects in Transistors and Integrated Circuits , 1985, IEEE Transactions on Nuclear Science.

[7]  Daniel M. Fleetwood,et al.  Advanced qualification techniques [microelectronics] , 1994 .

[8]  R. L. Pease,et al.  Plastic packaging and burn-in effects on ionizing dose response in CMOS microcircuits , 1995 .

[9]  David L. Griscom,et al.  Diffusion of radiolytic molecular hydrogen as a mechanism for the post‐irradiation buildup of interface states in SiO2‐on‐Si structures , 1985 .

[10]  Daniel M. Fleetwood,et al.  Charge yield for cobalt-60 and 10-keV X-ray irradiations of MOS devices , 1991 .

[11]  Daniel M. Fleetwood,et al.  Implementing QML for radiation hardness assurance , 1990 .

[12]  Daniel M. Fleetwood,et al.  Effects of interface traps and border traps on MOS postirradiation annealing response , 1995 .

[13]  Daniel M. Fleetwood,et al.  Qualifying commercial ICs for space total-dose environments , 1992 .

[15]  T. P. Ma,et al.  Ionizing radiation effects in MOS devices and circuits , 1989 .

[16]  Daniel M. Fleetwood,et al.  Theory and application of dual-transistor charge separation analysis , 1989 .

[17]  P. S. Winokur,et al.  Physical Mechanisms Contributing to Device "Rebound" , 1984, IEEE Transactions on Nuclear Science.

[18]  D. Fleetwood,et al.  Effect of bias on thermally stimulated current (TSC) in irradiated MOS devices , 1991 .

[19]  Charles E. Barnes,et al.  Accounting for time-dependent effects on CMOS total-dose response in space environments , 1994 .

[20]  Daniel M. Fleetwood,et al.  Strategies for lot acceptance testing using CMOS transistors and ICs , 1989 .

[21]  Daniel M. Fleetwood,et al.  Wafer-level radiation testing for hardness assurance , 1991 .

[22]  Daniel M. Fleetwood,et al.  Hardness assurance for low-dose space applications (MOS devices) , 1991 .

[23]  Dose Rate Effects on Total Dose Damage , 1986, IEEE Transactions on Nuclear Science.