Branch with masked squashing in superpipelined processors
暂无分享,去创建一个
[1] Hideo Aiso,et al. Proceedings of the 16th annual international symposium on Computer architecture , 1986 .
[2] Alvin M. Despain,et al. Prophetic branches: a branch architecture for code compaction and efficient execution , 1993, MICRO 1993.
[3] Mark Horowitz,et al. Architectural tradeoffs in the design of MIPS-X , 1987, ISCA '87.
[4] Peter Van Roy,et al. High-performance logic programming with the Aquarius Prolog compiler , 1992, Computer.
[5] T. M. Conte,et al. Comparing software and hardware schemes for reducing the cost of branches , 1989, ISCA '89.
[6] Alvin M. Despain,et al. Fast Prolog with an extended general purpose architecture , 1990, ISCA '90.
[7] Michael J. Flynn,et al. Branch Strategies: Modeling and Optimization , 1991, IEEE Trans. Computers.
[8] Mark A. Franklin,et al. Clocked and asynchronous instruction pipelines , 1993, MICRO 1993.
[9] Norman P. Jouppi,et al. Available instruction-level parallelism for superscalar and superpipelined machines , 1989, ASPLOS III.
[10] Henry M. Levy,et al. An evaluation of branch architectures , 1987, ISCA '87.
[11] Ralph Haygood. A Prolog Benchmark Suite for Aquarius , 1989 .
[12] Joseph A. Fisher,et al. Predicting conditional branch directions from previous runs of a program , 1992, ASPLOS V.
[13] Alan Jay Smith,et al. Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.