An analytical model for partially blocking finite-buffered switching networks

This paper presents a finite state analytical model and supporting simulation for performance analysis of a partially blocking, packet-switched, multistage communication network whose crossbar switches are output queued, non-lossy, and have an internal bandwidth (BW) such that 1/spl les/BW/spl les/a, where a is the number of inputs to the crossbar. To the knowledge of the authors, this is the only analytical model in the current literature that addresses this problem without making at least one of the following simplifying assumptions: (1) infinite number of inputs, (2) infinite number of buffers, (3) BW=a, (4) use of only a single crossbar (as opposed to multiple stages). The analytical model presented herein gives a set of closed-form equations which lead to an iterative solution for normalized bandwidth and normalized delay. The model provides results which are quite accurate (as shown by simulation) over a large range of parameter values (e.g., crossbar size, number of buffers in each queue, etc). >

[1]  Samuel P. Morgan,et al.  Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..

[2]  Jon W. Mark,et al.  SCOQ: a fast packet switch with shared concentration and output queueing , 1993, TNET.

[3]  Ted H. Szymanski,et al.  Markov chain analysis of packet-switched banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups , 1989, IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.

[4]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[5]  Achille Pattavina,et al.  Performance evaluation of an input-queued ATM switch with internal speed-up and finite output queues , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[6]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[7]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[8]  Thomas G. Robertazzi Performance Analysis of a Packet Switch Based on SingleBuffered Banyan Network , 1993 .

[9]  Marc Snir,et al.  On the distribution of delays in buffered multistage interconnection networks for uniform and nonuni , 1984 .

[10]  Arif Merchant,et al.  A Markov chain approximation for the analysis of banyan networks , 1991, SIGMETRICS '91.

[11]  Kyungsook Y. Lee,et al.  Performance Analysis of Multi-Buffered Packet-Switching Networks in Multiprocessor Systems , 1987, ICS.

[12]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[13]  Jonathan S. Turner,et al.  Queueing analysis of buffered switching networks , 1993, IEEE Trans. Commun..

[14]  Yoshikuni Onozato,et al.  A copy network with shared buffers for large-scale multicast ATM switching , 1993, TNET.

[15]  D. Meliksetian,et al.  Performance analysis of finite-buffered multistage interconnection networks , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[16]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[17]  Y. Sakurai,et al.  Large-scale ATM multistage switching network with shared buffer memory switches , 1991, IEEE Communications Magazine.

[18]  Alan Weiss,et al.  The Distribution of Waiting Times in Clocked Multistage Interconnection Networks , 1988, IEEE Trans. Computers.

[19]  W. D. Sincoskie,et al.  Sunshine: a high performance self-routing broadband packet switch architecture , 1990, International Symposium on Switching.

[20]  Jun Chen,et al.  Optimal buffer allocation for packet switches with input and output queueing , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[21]  Jon W. Mark,et al.  SCOQ: a fast packet switch with shared concentration and output queueing , 1991, IEEE INFCOM '91. The conference on Computer Communications. Tenth Annual Joint Comference of the IEEE Computer and Communications Societies Proceedings.

[22]  Kyungsook Y. Lee,et al.  Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems , 1990, IEEE Trans. Computers.

[23]  Janak H. Patel Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[24]  Masayuki Murata,et al.  Effect of speedup in nonblocking packet switch , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[25]  W. David Sincoskie,et al.  Sunshine: A High-Performance Self-Routing Broadband Packet Switch Architecture , 1991, IEEE J. Sel. Areas Commun..