Framework for analog test coverage
暂无分享,去创建一个
[1] Fang Liu,et al. Efficient simulation of parametric faults for multi-stage analog circuits , 2007, 2007 IEEE International Test Conference.
[2] Abhijit Chatterjee,et al. Prediction of analog performance parameters using fast transienttesting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Camelia Hora,et al. Defect Oriented Testing for analog/mixed-signal devices , 2011, 2011 IEEE International Test Conference.
[4] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[5] H. Dai,et al. Sensitivity based testing of nonlinear circuits , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[6] Abhijit Chatterjee,et al. Fault simulation of linear analog circuits , 1993 .
[7] Sule Ozev,et al. An industrial case study of analog fault modeling , 2011, 29th VLSI Test Symposium.
[8] Bozena Kaminska,et al. Parametric fault simulation and test vector generation , 2000, DATE '00.
[9] Salvador Mir,et al. Estimation of Test Metrics for the Optimisation of Analogue Circuit Testing , 2007, J. Electron. Test..
[10] Wojciech Maly,et al. FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.
[11] Bozena Kaminska,et al. Multiple fault analog circuit testing by sensitivity analysis , 1993 .
[12] Abhijit Chatterjee,et al. A unified approach for fault simulation of linear mixed-signal circuits , 1996, J. Electron. Test..
[13] Linda S. Milor,et al. Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Stephen K. Sunter,et al. Test metrics for analog parametric faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[15] Zhen Guo,et al. Test limitations of parametric faults in analog circuits , 2003, IEEE Trans. Instrum. Meas..
[16] Jacob A. Abraham,et al. Hierarchical fault modeling for analog and mixed-signal circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.
[17] Mani Soma,et al. An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.
[18] Mohamad Sawan,et al. New Analog Test Metrics Based on Probabilistic and Deterministic Combination Approaches , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.
[19] João Paulo Teixeira,et al. Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.