An algorithm-driven processor design for video compression

A design approach for video signal processors is presented that is driven by characteristics of the algorithms, rather than by technological enhancements to conventional microprocessor-style DSP architectures. The goal of this algorithm-driven approach is the design of processors that possess not only the flexibility to execute several algorithms, but an order of magnitude lower complexity than conventional processors. This design approach is applied to the design of a high-speed signal processor targeted at video compression algorithms including the 8/spl times/8 DCT, wavelet/subband coding, and vector quantization. The fabricated processor chip can execute each algorithm at up 25 MPixels/sec and has been implemented with only 80,000 transistors in a 1.2-/spl mu/m CMOS process.<<ETX>>

[1]  T. Enomoto,et al.  250-MHz BiCMOS super-high-speed video signal processor (S-VSP) ULSI , 1991 .

[2]  Peter A. Ruetz,et al.  A 160 Mpixel/s IDCT processor for HDTV , 1992, IEEE Micro.

[3]  H. Yamada,et al.  A 250MHz 16b 1-million Transistor BICMOS Super-high-speed Video Signal Processor , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Rajeev Jain,et al.  An integrated circuit design for pruned tree-search vector quantization encoding with an off-chip controller , 1992, IEEE Trans. Circuits Syst. Video Technol..

[5]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[6]  E.A. Lee.  Programmable DSP architectures. II , 1989, IEEE ASSP Magazine.

[7]  Hisashi Kodama,et al.  A video digital signal processor with a vector-pipeline architecture , 1992 .

[8]  G. Barr,et al.  A single chip multimedia video processor , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.