Utilizing memory bandwidth in DSP embedded processors

This paper presents a network flow approach to solving the register binding and allocation problem for multi word memory access DSP processors. In recently announced DSP processors, such as Star*core, sixteen bit instructions which simultaneously access four words from memory are supported. A polynomial-time network flow methodology is used to allocate multiword accesses while minimizing code size. Results show that improvements of up to 87% in terms of memory bandwidth (and up to 30% reduction in energy dissipation) are obtained compared to compiler-generated DSP code. This research is important for industry since this value-added technique can increase memory bandwidths and minimize code size without increasing cost.

[1]  Rainer Leupers,et al.  Time-constrained code compaction for DSPs , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Laurence A. Wolsey,et al.  Integer and Combinatorial Optimization , 1988 .

[3]  J.L. van Meerbergen,et al.  Constraint analysis for DSP code generation , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[4]  Catherine H. Gebotys,et al.  Statistically based prediction of power dissipation for complex embedded DSP processors , 1999, Microprocess. Microsystems.

[5]  Bart Mesman,et al.  Constraint analysis for DSP code generation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kurt Keutzer,et al.  Storage assignment to decrease code size , 1995, PLDI '95.

[7]  Catherine H. Gebotys,et al.  Power minimization derived from architectural-usage of VLIW processors , 2000, Proceedings 37th Design Automation Conference.

[8]  Kurt Keutzer,et al.  Storage assignment to decrease code size , 1996, TOPL.

[9]  Catherine H. Gebotys.  Network Flow Approach to Data Regeneration for Low Energy Embedded System Synthesis , 1998, Integr. Comput. Aided Eng..

[10]  Massoud Pedram,et al.  Register Allocation and Binding for Low Power , 1995, 32nd Design Automation Conference.

[11]  Catherine H. Gebotys,et al.  A minimum-cost circulation approach to DSP address-code generation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..