Embedded Systems Secure Path Verification at the Hardware/Software Interface

<italic>Editor’s note:</italic> The article presents a case study comparing two types of properties for formal verification of security requirements in embedded systems. —<italic>Wen Chen, NXP</italic>

[1]  Manju Nanda,et al.  Formal Methods for Safety and Security , 2018 .

[2]  Frank Piessens,et al.  Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base , 2013, USENIX Security Symposium.

[3]  G. Cabodi,et al.  Secure embedded architectures: Taint properties verification , 2016, 2016 International Conference on Development and Application Systems (DAS).

[4]  Gianpiero Cabodi,et al.  Benchmarking a model checker for algorithmic improvements and tuning for performance , 2011, Formal Methods Syst. Des..

[5]  Gene Tsudik,et al.  SMART: Secure and Minimal Architecture for (Establishing Dynamic) Root of Trust , 2012, NDSS.

[6]  Pramod Subramanyan,et al.  Formal verification of taint-propagation security properties in a commercial SoC design , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Alexander Aiken,et al.  Secure Information Flow as a Safety Problem , 2005, SAS.

[8]  Sharad Malik,et al.  Verifying information flow properties of firmware using symbolic execution , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Gene Tsudik,et al.  Systematic Treatment of Remote Attestation , 2012, IACR Cryptol. ePrint Arch..

[10]  Gianpiero Cabodi,et al.  Secure Path Verification , 2016, 2016 1st IEEE International Verification and Security Workshop (IVSW).