The Effects of Flying-Adder Clocks on Digital-to-Analog Converters
暂无分享,去创建一个
[1] Y.-C. Jenq,et al. Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers , 1988 .
[2] T. Riley,et al. Delta-sigma modulation in fractional-N frequency synthesis , 1993 .
[3] Yih-Chyun Jenq. Direct digital synthesizer with jittered clock , 1997 .
[4] Liming Xiu. The concept of time-average-frequency and mathematical analysis of flying-adder frequency synthesis architecture , 2008, IEEE Circuits and Systems Magazine.
[5] Bang-Sup Song,et al. Nyquist-Rate ADC and DAC , 2000, The VLSI Handbook.
[6] Liming Xiu. A “Flying-Adder” On-Chip Frequency Generator for Complex SoC Environment , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Arthur H. M. van Roermund,et al. A general analysis on the timing jitter in D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[8] Eduard Alarcón,et al. Clock-jitter induced distortion in high speed CMOS switched-current segmented digital-to-analog converters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[9] V.S. Reinhardt. A review of time jitter and digital systems , 2005, Proceedings of the 2005 IEEE International Frequency Control Symposium and Exposition, 2005..
[10] A. Papoulis,et al. The Fourier Integral and Its Applications , 1963 .