High speed interconnect crosstalk characterization for next generation servers

High-speed server design is becoming challenging with the increase of data transfer rates in high-speed serial I/O interconnections. As the data rates go beyond 25 Gbps, the interference resulted from frequency dependent losses and reflection noises substantially deteriorates the channel bandwidth and even the system performance. The need to understand the effects caused by board layout, connectors, cables, transmitter and receiver packages and other parasitics is more important than ever. Modeling and analysis of such effects can mitigate the expensive alternate packaging options to achieve the same performance. This paper addresses the sensitivity of the routing imperfections on a channel for data rates up to 40 Gbps. The physical geometry of imperfections are tuned to achieve the desired margins, hence reducing the crosstalk on the overall performance of a system.

[1]  Jun Fan,et al.  DC blocking via structure optimization and measurement correlation for SerDes channels , 2010, 2010 IEEE International Symposium on Electromagnetic Compatibility.

[2]  Istvan Novak,et al.  Crosstalk due to Periodic Plane Cutouts , 2007 .

[3]  Che-Ming Hsu,et al.  Improvements of Time-Domain Transmission Waveform and Eye Diagram of Serpentine Delay Line Using Open-Stub Type Guard Traces in Embedded Microstrip Line , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Jaemin Shin,et al.  Comprehensive, scalable design guidance for serpentine time delay variation in digital system , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[5]  Joungho Kim,et al.  Via and reference discontinuity impact on high-speed signal integrity , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).

[6]  Kye Yak See,et al.  Comprehensive Analysis of the Impact of via Design on High-Speed Signal Integrity , 2007, 2007 9th Electronics Packaging Technology Conference.