A Simulation-Guided Paradigm for Logic Synthesis and Verification