Distributed Arithmetic for FIR Filter Design on FPGA

This paper presents a distributed arithmetic (DA) for highly efficient multiplier-less FIR filter designed on FPGA. First, the theory of the distributed arithmetic is described. Furthermore, a modification of the DA based on the look up table (LUT) and filter structure to implement the high-order filter hardware-efficient on FPGA is introduced. The proposed filter has been designed and synthesized with ISE 7.1, and implemented with a 4VLX40FF668 FPGA device. Our results show that the proposed DA architecture can implement FIR filters with the smaller resource usage and similar speed in comparison to the previous DA architecture.

[1]  Sungho Kang,et al.  New distributed arithmetic algorithm for low-power FIR filter implementation , 2004, IEEE Signal Process. Lett..

[2]  L. Rabiner,et al.  A computer program for designing optimum FIR linear phase digital filters , 1973 .

[3]  A. Miri,et al.  Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic , 2006, 2006 IEEE International Symposium on Signal Processing and Information Technology.

[4]  David V. Anderson,et al.  Hardware-efficient distributed arithmetic architecture for high-order digital filters , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..