On synchronizing sequences and unspecified values in output responses of synchronous sequential circuits
暂无分享,去创建一个
[1] Michael S. Hsiao,et al. Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[2] Elizabeth M. Rudnick,et al. Diagnostic Fault Simulation of Sequential Circuits , 1992, Proceedings International Test Conference 1992.
[3] Irith Pomeranz,et al. On Improving Fault Diagnosis for Synchronous Sequential Circuits , 1994, 31st Design Automation Conference.
[4] Irith Pomeranz,et al. On generating compact test sequences for synchronous sequential circuits , 1995, Proceedings of EURO-DAC. European Design Automation Conference.
[5] Irith Pomeranz,et al. A diagnostic test generation procedure for synchronous sequential circuits based on test elimination , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[6] Elizabeth M. Rudnick,et al. Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits using Compact Lists , 1995, 32nd Design Automation Conference.
[7] Jacob Savir,et al. Built In Test for VLSI: Pseudorandom Techniques , 1987 .