Aging Evaluation and Mitigation Techniques Targeting FPGA Devices

Field Programmable Gate Arrays (FPGAs) gain momentum in the field of high performance and low power digital systems and in order to be able to handle diverse needs, based on the application field they are used, the latest fabrication processes and CMOS technology nodes are employed to produce the best possible device. However with the decrease in transistor feature size, the introduction of new materials and the new fabrication procedures, variation and transistor aging effects become more severe. The consequences of these are a noticeable degradation on the performance of FPGA devices and renders them unreliable after a long operation time. Especially aging, which is related directly to device operation and environmental conditions, becomes one of the major factors of permanent faults in digital systems. In this chapter a presentation of the mechanisms behind aging (e.g. BTI, HCI, TDDB, Electromigration) is given and how the research community propose methods to evaluate aging on an FPGA device. Moreover, an brief overview of aging mitigation strategies targeting FPGAs are presented, which if used in a appropriate manner can increase the lifetime of an FPGA device, as well as the its reliability.

[1]  Elaheh Bozorgzadeh,et al.  Aging-aware high-level physical planning for reconfigurable systems , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Jörg Henkel,et al.  Stress-aware routing to mitigate aging effects in SRAM-based FPGAs , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).

[3]  Abhranil Maiti,et al.  The Impact of Aging on a Physical Unclonable Function , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  François Marc,et al.  Design and implementation of a low cost test bench to assess the reliability of FPGA , 2015, Microelectron. Reliab..

[5]  Narayanan Vijaykrishnan,et al.  Impact of NBTI on FPGAs , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[6]  Abdulazim Amouri,et al.  High-level aging estimation for FPGA-mapped designs , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[7]  Abdulazim Amouri,et al.  Altering LUT configuration for wear-out mitigation of FPGA-mapped designs , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[8]  Peter Y. K. Cheung,et al.  Degradation in FPGAs: measurement and modelling , 2010, FPGA '10.

[9]  Narayanan Vijaykrishnan,et al.  FLAW: FPGA lifetime awareness , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[10]  Jason Helge Anderson,et al.  Active leakage power optimization for FPGAs , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Mohammad Ebrahimi,et al.  SENSIBle: A Highly Scalable SENsor DeSIgn for Path-Based Age Monitoring in FPGAs , 2017, IEEE Transactions on Computers.

[12]  Nader Bagherzadeh,et al.  STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs , 2018, IEEE Transactions on Computers.

[13]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[14]  Xiaofei Wang,et al.  On-chip reliability monitors for measuring circuit degradation , 2010, Microelectron. Reliab..

[15]  Fabian Vargas,et al.  Design and Validation of Configurable Online Aging Sensors in Nanometer-Scale FPGAs , 2013, IEEE Transactions on Nanotechnology.

[16]  Abdulazim Amouri,et al.  Investigation of NBTI and PBTI induced aging in different LUT implementations , 2011, 2011 International Conference on Field-Programmable Technology.

[17]  Abdulazim Amouri,et al.  Investigation of aging effects in different implementations and structures of programmable routing resources of FPGAs , 2012, 2012 International Conference on Field-Programmable Technology.

[18]  Abdulazim Amouri,et al.  Aging effects in FPGAs: an experimental analysis , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[19]  Abdulazim Amouri,et al.  A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.