An improved dead-time compensation scheme for voltage source inverters considering the device switching transition times
暂无分享,去创建一个
[1] K. Shinohara,et al. Effect of parasitic capacitance of power device on output voltage deviation during switching dead-time in voltage-fed PWM inverter , 1997, Proceedings of Power Conversion Conference - PCC '97.
[2] Seung-Ki Sul,et al. A Novel Method Utilizing Trapezoidal Voltage to Compensate for Inverter Nonlinearity , 2012, IEEE Transactions on Power Electronics.
[3] Seung-Ki Sul,et al. A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltages , 1995 .
[4] Mario A. Herran,et al. Adaptive Dead-Time Compensation for Grid-Connected PWM Inverters of Single-Stage PV Systems , 2013, IEEE Transactions on Power Electronics.
[5] Seung-Ki Sul,et al. Inverter output voltage synthesis using novel dead time compensation , 1996 .
[6] Seung-Gi Jeong,et al. The analysis and compensation of dead-time effects in PWM inverters , 1991 .
[7] Avanish Tripathi,et al. Experimental Study on Dead-Time InducedOscillations in a 100-kW Open-Loop InductionMotor Drive , 2013 .
[8] Yoshihiro Murai,et al. Waveform Distortion and Correction Circuit for PWM Inverters with Switching Lag-Times , 1987, IEEE Transactions on Industry Applications.
[9] G. Narayanan,et al. Experimental investigation on switching characteristics of high-current insulated gate bipolar transistors at low currents , 2014, 2014 IEEE 2nd International Conference on Electrical Energy Systems (ICEES).
[10] G. Narayanan,et al. Average modelling of a voltage source inverter with dead-time in a synchronous reference frame , 2013, 2013 IEEE Innovative Smart Grid Technologies-Asia (ISGT Asia).
[11] Russel J. Kerkman,et al. Pulse based dead time compensator for PWM voltage inverters , 1995, Proceedings of IECON '95 - 21st Annual Conference on IEEE Industrial Electronics.