BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs
暂无分享,去创建一个
Mark Oskin | Paul Gao | Ajay Joshi | Zahra Azad | Farzam Gilani | Daniel Petrisko | Mark Wyse | Tavio Guarino | Bandhav Veluri | Chun Zhao | Scott Davidson | Dai Cheol Jung | Michael Bedford Taylor | Dai Cheol Jung | Sadullah Canakci | M. Taylor | M. Oskin | A. Joshi | Paul Gao | Bandhav Veluri | Chun Zhao | Mark Wyse | Sadullah Canakci | Zahra Azad | S. Davidson | Daniel Petrisko | Farzam Gilani | Tavio Guarino
[1] Yunsup Lee,et al. The RISC-V Instruction Set Manual , 2014 .
[2] Michael Bedford Taylor,et al. INVITED: BaseJump STL: SystemVerilog Needs a Standard Template Library for Hardware Design , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).
[3] Luca Benini,et al. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Adam M. Izraelevitz,et al. The Rocket Chip Generator , 2016 .
[5] Michael Bedford Taylor,et al. Basejump STL: systemverilog needs a standard template library for hardware design , 2018, DAC.
[6] David A. Patterson,et al. The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor , 2015 .
[7] Andrew B. Kahng,et al. INVITED: Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).