Optimum DMOS cell doping profiles for high-voltage discrete and integrated device technologies
暂无分享,去创建一个
[1] R.W. Dutton,et al. VLSI Process modeling—SUPREM III , 1983, IEEE Transactions on Electron Devices.
[2] Yutaka Hayashi,et al. Diffusion Selfaligned MOST; A New Approach for High Speed Device , 1969 .
[3] C. Hu,et al. dV/dt Breakdown in power MOSFET's , 1983, IEEE Electron Device Letters.
[4] K. Shenai,et al. Optimally scaled low-voltage vertical power MOSFETs for high-frequency power conversion , 1990 .
[5] P. Galbiati,et al. A new integrated silicon gate technology combining bipolar linear, CMOS logic, and DMOS power parts , 1986, IEEE Transactions on Electron Devices.
[6] G. D. Vendelin,et al. D-MOS transistor for microwave applications , 1972 .
[7] Tatsuo Sakai,et al. High efficiency MOS-FET rectifier device , 1983, 1983 IEEE Power Electronics Specialists Conference.
[8] B.J. Baliga. Power integrated circuits—A brief overview , 1986, IEEE Transactions on Electron Devices.
[9] M.S. Adler,et al. Suppressing latchup in insulated gate transistors , 1984, IEEE Electron Device Letters.