Modelling Power Consumption of the Intel SCC
暂无分享,去创建一个
[1] Saurabh Dighe,et al. A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling , 2011, IEEE Journal of Solid-State Circuits.
[2] Samuel Williams,et al. The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .
[3] Eric A. Brewer,et al. High-level optimization via automated statistical modeling , 1995, PPOPP '95.
[4] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[5] Brice Goglin,et al. Performance modeling for power consumption reduction on SCC , 2011 .
[6] Radu Prodan,et al. Performance Analysis and Benchmarking of the Intel SCC , 2011, 2011 IEEE International Conference on Cluster Computing.
[7] Simon Kiertscher,et al. Cherub: Power Consumption Aware Cluster Resource Management , 2010, GreenCom/CPSCom.