Non-Sequential Instruction Cache Prefetching for Multiple-Issue Processors
暂无分享,去创建一个
[1] Jean-Loup Baer,et al. Instruction cache fetch policies for speculative execution , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[2] Yale N. Patt,et al. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache , 1993, ICS '93.
[3] Dirk Grunwald,et al. Next cache line and set prediction , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[4] James E. Smith,et al. Prefetching in supercomputer instruction caches , 1992, Proceedings Supercomputing '92.
[5] Yale N. Patt,et al. An effective programmable prefetch engine for on-chip caches , 1995, MICRO 1995.
[6] Sumedh W. Sathaye,et al. Path prediction for high issue-rate processors , 1997, Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques.
[7] Burzin A. Patel,et al. Optimization of instruction fetch mechanisms for high issue rates , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[8] Fred C. Chow,et al. Engineering a RISC Compiler System , 1986, COMPCON.
[9] Trevor N. Mudge,et al. Instruction fetching: Coping with code bloat , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[10] Alan Jay Smith,et al. Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.
[11] Alexander V. Veidenbaum,et al. Instruction Cache Prefetching Using Multilevel Branch Prediction , 1997, ISHPC.
[12] David A. Patterson,et al. Computer architecture (2nd ed.): a quantitative approach , 1996 .
[13] Yale N. Patt,et al. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache , 1993, ICS '93.
[14] Joseph T. Rahmeh,et al. Improving the accuracy of dynamic branch prediction using branch correlation , 1992, ASPLOS V.
[15] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[16] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[17] James E. Smith,et al. A study of branch prediction strategies , 1981, ISCA '98.
[18] Pascal Sainrat,et al. Multiple-block ahead branch predictors , 1996, ASPLOS VII.
[19] John H. Edmondson,et al. Superscalar instruction execution in the 21164 Alpha microprocessor , 1995, IEEE Micro.
[20] Scott McFarling,et al. Program optimization for instruction caches , 1989, ASPLOS III.
[21] Eric Rotenberg,et al. Trace cache: a low latency approach to high bandwidth instruction fetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[22] Yale N. Patt,et al. A two-level approach to making class predictions , 2003, 36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the.
[23] S. McFarling. Combining Branch Predictors , 1993 .
[24] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre , 1990, ISCA 1990.
[25] Yale N. Patt,et al. Alternative implementations of hybrid branch predictors , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[26] Jean-Loup Baer,et al. An effective on-chip preloading scheme to reduce data access penalty , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).
[27] Douglas J. Joseph,et al. Prefetching Using Markov Predictors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[28] Norman P. Jouppi,et al. Tradeoffs in two-level on-chip caching , 1994, ISCA '94.
[29] Y.N. Patt,et al. Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[30] Trevor N. Mudge,et al. Correlation and Aliasing in Dynamic Branch Predictors , 1996, ISCA.
[31] W. W. Hwu,et al. Achieving high instruction cache performance with an optimizing compiler , 1989, ISCA '89.
[32] Fong Pong,et al. Missing the Memory Wall: The Case for Processor/Memory Integration , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).