论文信息 - 6um Pitch High Density Cu-Cu Bonding for 3D IC Stacking

6um Pitch High Density Cu-Cu Bonding for 3D IC Stacking

For ultra-fine pitch and high density Cu pillar low temperature bonding (200°C), the surface contact between substrate and Cu pillar array is the key. Therefore, the fabrication quality of copper bump array affects severely the bonding results. The qualitative factors include (1) Cu pillar array height uniformity, (2) free of copper oxide layer, (3) Cu material property (e.g. elastic modulus, grain size), (4) certain levels of roughness and (5) even the Cu pillar with or without TSV in the wafer. In this paper, test vehicle with dia3um and pitch 6um TSV 20um thin wafer are design and fabricated. The test vehicle is used to study above major bonding contributors. Solid Cu-Cu interconnects are demonstrated with both Chip to chip (C2C) and Chip to wafer (C2W) process. The developed process is promising for high density I/O (<;10um pitch) low temperature (200°C) Cu-Cu bonding for 3D stacking.

[1] Ling Xie,et al. Wafer level underfill study for high density ultra-fine pitch Cu-Cu bonding for 3D IC stacking , 2014, 2014 IEEE 16th Electronics Packaging Technology Conference (EPTC).

[2] F. Che,et al. Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.

[3] S. Koyama,et al. Effect of Formic Acid Surface Modification on Bond Strength of Solid-State Bonded Interface of Tin and Copper , 2010 .

[4] Chuan Seng Tan,et al. Ultrafine Pitch (6 $\mu\hbox{m}$) of Recessed and Bonded Cu–Cu Interconnects by Three-Dimensional Wafer Stacking , 2012, IEEE Electron Device Letters.

[5] Rao Tummala,et al. Low temperature, low profile, ultra-fine pitch copper-to-copper chip-last embedded-active interconnection technology , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).