A Sub-10-$\mu\hbox{W}$ Digitally Controlled Oscillator Based on Hysteresis Delay Cell Topologies for WBAN Applications

This brief presents an all digitally controlled oscillator (DCO) design with two newly proposed hysteresis delay cells (HDCs) for wireless body area network applications. According to circuit topologies, the two HDCs are defined as on-off and cascaded HDCs that provide various propagation delay values. These HDCs form a simple oscillator structure based on a power-of-2 delay stage DCO (P2-DCO) architecture. Each delay stage provides half of the delay of the previous delay stage in descending order, enabling low-power and small-area features. The P2-DCO is verified in a 90-nm CMOS technology for wide operating frequencies with area of 80 μm X 80 μm and least significant bit resolution of 2.05 ps. With a supply voltage of 1.0 V, the measured dynamic power values are 5.4 and 166 μW at 3.4 and 163.2 MHz, respectively.

[1]  Poras T. Balsara,et al.  Phase-domain all-digital phase-locked loop , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  S. Gierkink,et al.  A coupled sawtooth oscillator combining low jitter and high control linearity , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[3]  Ching-Che Chung,et al.  A portable digitally controlled oscillator using novel varactors , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Poras T. Balsara,et al.  All-Digital PLL With Ultra Fast Settling , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  K. Makinwa,et al.  A low-voltage mobility-based frequency reference for crystal-less ULP radios , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[6]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[7]  Chen-Yi Lee,et al.  A 0.5 V 4.85 Mbps Dual-Mode Baseband Transceiver With Extended Frequency Calibration for Biotelemetry Applications , 2009, IEEE Journal of Solid-State Circuits.

[8]  Eric A. M. Klumperink,et al.  A 90μW 12MHz Relaxation Oscillator with a -162dB FOM , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[10]  Ching-Che Chung,et al.  An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Branko Dokic.  CMOS NAND and NOR Schmitt circuits , 1996 .

[12]  Said F. Al-Sarawi,et al.  Low power Schmitt trigger circuit , 2002 .

[13]  Ilku Nam,et al.  An experimental coin-sized radio for extremely low-power WPAN (IEEE 802.15.4) application at 2.4 GHz , 2003 .

[14]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.