New design for a reset IC of mobile device

An unexpected POR (Power-on Reset) may lead to system unstable or hanging-up during the booting. This paper proposed a new reset IC structure to monitor system power during power ramp-up. For system design, this chip contains hysteresis input voltage, power delay control, output enable, power good signal, and LVRC (Low Voltage Reset Circuit). Finally, the proposed IC is designed with TSMC 0.35µm 2P4M process. The chip specifications are listed below: 3.3V +/− 10% as input power, 1.5∼5V as analog input signal, 15∼30mV as hysteresis input voltage, 2.7∼2.8V as startup voltage of LVRC, and 40mW as chip power consumption. It can be applied to most current mobile device.

[1]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[2]  Wen-Tsong Shiue,et al.  Leakage power reduction using self-bias transistor in VLSI circuits [digital circuits] , 2004, 2004 IEEE Workshop on Microelectronics and Electron Devices.

[3]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997 .

[4]  Jui-Ming Chang,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Qadeer Ahmad Khan,et al.  A sequence independent power-on-reset circuit for multi-voltage systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[7]  Lai Xinquan,et al.  A low quiescent current and reset time adjustable power-on reset circuit , 2005, 2005 6th International Conference on ASIC.