Loose-Ordering Consistency for persistent memory
暂无分享,去创建一个
[1] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[2] Irving L. Traiger,et al. The Recovery Manager of the System R Database Manager , 1981, CSUR.
[3] Rajesh Gupta,et al. From ARIES to MARS: transaction support for next-generation, solid-state drives , 2013, SOSP.
[4] Thomas F. Wenisch,et al. Memory persistency , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).
[5] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[6] Onur Mutlu,et al. Phase change memory architecture and the quest for scalability , 2010, Commun. ACM.
[7] Raghu Ramakrishnan,et al. Database Management Systems , 1976 .
[8] Yuan Xie,et al. Kiln: Closing the performance gap between systems with and without persistence support , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[9] Mahmut T. Kandemir,et al. Evaluating STT-RAM as an energy-efficient main memory alternative , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
[10] Roy H. Campbell,et al. Consistent and Durable Data Structures for Non-Volatile Byte-Addressable Memory , 2011, FAST.
[11] Sanjay Kumar,et al. System software for persistent memory , 2014, EuroSys '14.
[12] James R. Larus,et al. Transactional memory , 2008, CACM.
[13] Vijayalakshmi Srinivasan,et al. Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.
[14] Youyou Lu,et al. Extending the lifetime of flash-based storage through reducing write amplification from file systems , 2013, FAST.
[15] Andrea C. Arpaci-Dusseau,et al. Optimistic crash consistency , 2013, SOSP.
[16] Jun Yang,et al. Phase-Change Technology and the Future of Main Memory , 2010, IEEE Micro.
[17] Lidong Zhou,et al. Transactional Flash , 2008, OSDI.
[18] James R. Larus,et al. Transactional Memory, 2nd edition , 2010, Transactional Memory.
[19] Onur Mutlu,et al. A Case for Effic ient Hardware/Soft ware Cooperative Management of Storage and Memory , 2013 .
[20] Orion Hodson,et al. Whole-system persistence , 2012, ASPLOS XVII.
[21] Shuai Li,et al. LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).
[22] Tajana Simunic,et al. PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[23] Rajesh K. Gupta,et al. NV-Heaps: making persistent objects fast and safe with next-generation, non-volatile memories , 2011, ASPLOS XVI.
[24] Onur Mutlu,et al. Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.
[25] Youyou Lu,et al. TxCache: Transactional cache using byte-addressable non-volatile memories in SSDs , 2014, 2014 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA).
[26] Gurindar S. Sohi,et al. Speculative Versioning Cache , 2001, IEEE Trans. Parallel Distributed Syst..
[27] Stephen C. Tweedie,et al. Journaling the Linux ext2fs Filesystem , 2008 .
[28] Michael M. Swift,et al. Mnemosyne: lightweight persistent memory , 2011, ASPLOS XVI.
[29] Hamid Pirahesh,et al. ARIES: a transaction recovery method supporting fine-granularity locking and partial rollbacks using write-ahead logging , 1998 .
[30] Sudhanva Gurumurthi,et al. Phase Change Memory: From Devices to Systems , 2011, Phase Change Memory.
[31] James R. Larus,et al. Transactional Memory , 2006, Transactional Memory.
[32] Wei Wang,et al. ReconFS: a reconstructable file system on flash storage , 2014, FAST.
[33] Jun Yang,et al. A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.
[34] Rachata Ausavarungnirun,et al. Row buffer locality aware caching policies for hybrid memories , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).
[35] Christopher Frost,et al. Better I/O through byte-addressable, persistent memory , 2009, SOSP '09.
[36] Onur Mutlu,et al. DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems , 2010 .
[37] A. L. Narasimha Reddy,et al. SCMFS: A file system for Storage Class Memory , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).
[38] D. Andersen,et al. Persistent , Protected and Cached : Building Blocks for Main Memory Data Stores , 2011 .
[39] Onur Mutlu,et al. Memory scaling: A systems architecture perspective , 2013, 2013 5th IEEE International Memory Workshop.