Evolutionary functional recovery in virtual reconfigurable circuits

A virtual reconfigurable circuit (VRC) is a domain-specific reconfigurable device developed using an ordinary FPGA in order to easily implement evolvable hardware applications. While a fast partial runtime reconfiguration and application-specific programmable elements represent the main advantages of VRC, the main disadvantage of the VRC is the area consumed. This study describes experiments conducted to estimate how the use of VRC influences the dependability of FPGA-based evolvable systems. It is shown that these systems are not as sensitive to faults as their area-demanding implementations might suggest. An evolutionary algorithm is utilized to design fault tolerant circuits as well as to perform an automatic functional recovery when faults are detected in the configuration memory of the FPGA. All the experiments are performed on models of reconfigurable devices.

[1]  Lukás Sekanina,et al.  Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs , 2005, ICES.

[2]  Lukás Sekanina,et al.  On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits , 2006, CF '06.

[3]  Lukás Sekanina,et al.  An Evolvable Combinational Unit for FPGAs , 2004, Comput. Artif. Intell..

[4]  Andrew M. Tyrrell,et al.  Evolutionary strategies and intrinsic fault tolerance , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[5]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[6]  Hitoshi Iba,et al.  Evolving hardware with genetic learning: a first step towards building a Darwin machine , 1993 .

[7]  Vu Duong,et al.  Circuit self-recovery experiments in extreme environments , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[8]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[9]  David A. Gwaltney,et al.  A VHDL core for intrinsic evolution of discrete time filters with signal feedback , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[10]  Ronald F. DeMara,et al.  A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs , 2003, ICES.

[11]  Andy M. Tyrrell,et al.  Evolutionary algorithm for the promotion of evolvable hardware , 2004 .

[12]  Tughrul Arslan,et al.  Evolvable Components—From Theory to Hardware Implementations , 2005, Genetic Programming and Evolvable Machines.

[13]  John R. Koza,et al.  Genetic Programming III: Darwinian Invention & Problem Solving , 1999 .

[14]  Michael J. Wirthlin,et al.  The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[15]  A. Candelori,et al.  Heavy ion effects on configuration logic of Virtex FPGAs , 2005, 11th IEEE International On-Line Testing Symposium.

[16]  Andreas Tockhorn,et al.  Rapid Evolution of Time-Efficient Packet Classifiers , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[17]  Niraj K. Jha,et al.  Fault-tolerant computer system design , 1996, IEEE Parallel & Distributed Technology: Systems & Applications.

[18]  Lukas Sekanina,et al.  An evolvable hardware system in Xilinx Virtex II Pro FPGA , 2007 .

[19]  Paolo Bernardi,et al.  On the evaluation of SEU sensitiveness in SRAM-based FPGAs , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[20]  Kyrre Glette,et al.  A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device , 2005, ICES.

[21]  Lukás Sekanina,et al.  An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA , 2005, ICES.

[22]  Pauline C. Haddow,et al.  Evolution of fault-tolerant and noise-robust digital designs , 2004 .

[23]  TomasM art ´ inek An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA , 2005 .

[24]  Lukas Sekanina Towards Evolvable Components , 2004 .

[25]  M. Sipper,et al.  Toward robust integrated circuits: The embryonics approach , 2000, Proceedings of the IEEE.

[26]  Andrew M. Tyrrell,et al.  Embryonics+immunotronics: a bio-inspired approach to fault tolerance , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[27]  John R. Koza Genetic Programming III - Darwinian Invention and Problem Solving , 1999, Evolutionary Computation.

[28]  John R. Koza,et al.  Genetic Programming III - Darwinian Invention and Problem Solving , 1999, Evolutionary Computation.

[29]  Lukás Sekanina Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[30]  Yang Zhang,et al.  Intrinsic Evolvable Hardware in Digital Filter Design , 2004, EvoWorkshops.

[31]  James A. Foster,et al.  Size versus robustness in evolved sorting networks: is bigger better? , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[32]  Vu Duong,et al.  Experimental results in evolutionary fault-recovery for field programmable analog devices , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[33]  Adrian Thompson,et al.  Hardware evolution - automatic design of electronic circuits in reconfigurable hardware by artificial evolution , 1999, CPHC/BCS distinguished dissertations.

[34]  Adrian Stoica,et al.  Evolvable hardware solutions for extreme temperature electronics , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[35]  Adrian Thompson,et al.  Evolution of Self-diagnosing Hardware , 2003, ICES.

[36]  Lukás Sekanina,et al.  Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[37]  Adrian Stoica,et al.  Evolvable Hardware System at Extreme Low Temperatures , 2005, ICES.

[38]  Vu Duong,et al.  Evolution of analog circuits on field programmable transistor arrays , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.