Connecting pre-silicon and post-silicon verification
暂无分享,去创建一个
[1] Vineet Kahlon,et al. Exact and Efficient Verification of Parameterized Cache Coherence Protocols , 2003, CHARME.
[2] Warren A. Hunt,et al. A SAT-Based Decision Procedure for the Subclass of Unrollable List Formulas in ACL2 (SULFA) , 2006, IJCAR.
[3] Gérard Memmi,et al. A reconfigurable design-for-debug infrastructure for SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[4] Sean Safarpour,et al. Improved Design Debugging Using Maximum Satisfiability , 2007 .
[5] Subhasish Mitra,et al. IFRA: Instruction Footprint Recording and Analysis for post-silicon bug localization in processors , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[6] Zeljko Zilic,et al. Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug , 2006, 2006 International Conference on Computer Design.
[7] Alan J. Hu,et al. BackSpace: Formal Analysis for Post-Silicon Debug , 2008, 2008 Formal Methods in Computer-Aided Design.
[8] Alan J. Hu,et al. Efficient Generation of Monitor Circuits for GSTE Assertion Graphs , 2003, ICCAD 2003.
[9] Amir Pnueli,et al. Automatic Deductive Verification with Invisible Invariants , 2001, TACAS.
[10] Shuvendu K. Lahiri,et al. Constructing Quantified Invariants via Predicate Abstraction , 2004, VMCAI.