A 3.5GHz 32mW 150nm multiphase clock generator for high-performance microprocessors
暂无分享,去创建一个
A. Alvandpour | S. Borkar | R.K. Krishnamurthy | D. Eckerbert | B. Bloechel | S. Apperson | A. Alvandpour | B. Bloechel | D. Eckerbert | Ram K. Krishnamurthy | Stuart Apperson | S. Borkar
[1] Shen-Iuan Liu,et al. Clock-deskew buffer using a SAR-controlled delay-locked loop , 2000, IEEE Journal of Solid-State Circuits.
[2] S. Samaan,et al. A 0.18 /spl mu/m CMOS IA32 microprocessor with a 4 GHz integer execution unit , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[3] Nasser A. Kurd,et al. A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.
[4] T. Sato,et al. A 1 GHz portable digital delay-locked loop with infinite phase capture ranges , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[5] David J. Sager,et al. A 0 . 18-m CMOS IA-32 Processor With a 4-GHz Integer Execution Unit , 2001 .
[6] Yiu-Fai Chan,et al. A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.