Toward to Utilize the Heterogeneous Multiple Processors of the Chip Multiprocessor Architecture
暂无分享,去创建一个
[1] William H. Press,et al. Numerical Recipes in Fortran 77 , 1992 .
[2] David L. Landis,et al. Evaluation of computing in memory architectures for digital image processing applications , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[3] William H. Press,et al. Numerical Recipes: FORTRAN , 1988 .
[4] Martin Margala,et al. Using computational RAM for volume rendering , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).
[5] Slo-Li Chu,et al. PSS: a novel statement scheduling mechanism for a high-performance SoC architecture , 2004, Proceedings. Tenth International Conference on Parallel and Distributed Systems, 2004. ICPADS 2004..
[6] Robert J. Fowler,et al. MINT: a front end for efficient simulation of shared-memory multiprocessors , 1994, Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.
[7] Richard Crisp,et al. Direct RAMbus technology: the new main memory standard , 1997, IEEE Micro.
[8] M. Oskin,et al. Active Pages: a computation model for intelligent memory , 1998, Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235).
[9] Seung-Moon Yoo,et al. FlexRAM: toward an advanced intelligent memory system , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[10] Lawrence Rauchwerger,et al. Effective Automatic Parallelization with Polaris , 1995 .
[11] Christoforos E. Kozyrakis,et al. A case for intelligent RAM , 1997, IEEE Micro.
[12] Jaewook Shin,et al. Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture , 1999, ACM/IEEE SC 1999 Conference (SC'99).
[13] Ko-Yang Wang. Precise compile-time performance prediction for superscalar-based computers , 1994, PLDI '94.
[14] Christoforos E. Kozyrakis,et al. Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler , 2000, Intelligent Memory Systems.
[15] Monica S. Lam,et al. Maximizing Multiprocessor Performance with the SUIF Compiler , 1996, Digit. Tech. J..