Analysis and design of monolithic, high PSR, linear regulators for SoC applications
暂无分享,去创建一个
[1] Willy Sansen,et al. Power supply rejection ratio in operational transconductance amplifiers , 1990 .
[2] J. Choma,et al. A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter , 2001, IEEE J. Solid State Circuits.
[3] Mayu Aoki,et al. A precise on-chip voltage generator for a gigascale DRAM with a negative word-line scheme , 1999 .
[4] Joseph Shor,et al. Low power voltage regulator for EPROM applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[5] V. von Kaenel. A high-speed, low-power clock generator for a microprocessor application , 1998 .
[6] Bram Nauta,et al. Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.
[7] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .
[8] B. Nauta,et al. Embedded 5V-to-3.3V voltage regulator for supplying digital ICs in 3.3V CMOS technology , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.
[9] W. Guggenbuhl,et al. A general relationship between amplifier parameters, and its application to PSRR improvement , 1991 .
[10] T. Rajeevakumar,et al. Low-dropout on-chip voltage regulator for low-power circuits , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.
[11] Vishnu Balan. A low-voltage regulator circuit with self-bias to improve accuracy , 2003 .
[12] Shan Yuan,et al. Low dropout voltage regulator for wireless applications , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).