Analysis and design of monolithic, high PSR, linear regulators for SoC applications

Linear regulators are critical analog blocks that shield a system from fluctuations in supply rails and the importance of determining their power supply rejection (PSR) performance is magnified in SoC systems, given their inherently noisy environments. In this work, a simple, intuitive, voltage divider model is introduced to analyze the PSR of linear regulators, from which design guidelines for obtaining high PSR performance are derived. The PSR of regulators that use PMOS output stages for low drop-out (LDO), crucial for modern low-voltage systems, is enhanced by error amplifiers which present a supply-correlated ripple at the gate of the PMOS pass device. On the other hand, amplifiers that suppress the supply ripple at their output are optimal for NMOS output stages since the source is now free from output ripple. A better PSR bandwidth, at the cost of dc PSR, can be obtained by interchanging the amplifiers in the two cases. It has also been proved that the dc PSR, its dominant frequency breakpoint (where performance starts to degrade), and three subsequent breakpoints are determined by the dc open-loop gain, error amplifier bandwidth, unity-gain frequency (UGF) of the system, output pole, and ESR zero, respectively. These results were verified with SPICE simulations using BSIM3 models for the TSMC 0.35 /spl mu/m CMOS process from MOSIS.

[1]  Willy Sansen,et al.  Power supply rejection ratio in operational transconductance amplifiers , 1990 .

[2]  J. Choma,et al.  A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter , 2001, IEEE J. Solid State Circuits.

[3]  Mayu Aoki,et al.  A precise on-chip voltage generator for a gigascale DRAM with a negative word-line scheme , 1999 .

[4]  Joseph Shor,et al.  Low power voltage regulator for EPROM applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  V. von Kaenel A high-speed, low-power clock generator for a microprocessor application , 1998 .

[6]  Bram Nauta,et al.  Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.

[7]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[8]  B. Nauta,et al.  Embedded 5V-to-3.3V voltage regulator for supplying digital ICs in 3.3V CMOS technology , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[9]  W. Guggenbuhl,et al.  A general relationship between amplifier parameters, and its application to PSRR improvement , 1991 .

[10]  T. Rajeevakumar,et al.  Low-dropout on-chip voltage regulator for low-power circuits , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[11]  Vishnu Balan A low-voltage regulator circuit with self-bias to improve accuracy , 2003 .

[12]  Shan Yuan,et al.  Low dropout voltage regulator for wireless applications , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).