A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A low-jitter and low-reference-spur ring-type voltage-controlled oscillator (VCO)-based switched-loop filter (SLF) phase-locked loop (PLL) is presented. To enhance the capability of suppressing jitter of a VCO, we propose a fast phase-error correction (FPEC) technique that emulates the phase-realignment mechanism of an injection-locked clock multiplier. By the proposed FPEC technique, accumulated jitter of a VCO can be removed intensively in a short interval, thereby suppressing jitter dramatically. Based on a PLL topology having an intrinsic integrator in a VCO, the proposed architecture can also achieve a low reference spur despite a high multiplication factor (i.e., 64). This paper also presents the selective frequency-tuning technique used in the VCO that helps the proposed architecture further suppress the level of reference spur. The proposed PLL was fabricated in a 65-nm CMOS process. The measured rms jitter integrated from 1 kHz to 80 MHz and the reference spur of the output signal with a 3.008-GHz frequency were 357 fs and −71 dBc, respectively. The total active area was 0.047 mm2, and the power consumption was 4.6 mW.

[1]  Kenichi Okada,et al.  A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration , 2014, IEEE Journal of Solid-State Circuits.

[2]  Hankyu Chi,et al.  29.7 A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and −65dBc reference spur using time-division dual calibration , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  Jaehyouk Choi,et al.  10.7 A 185fsrms-integrated-jitter and −245dB FOM PVT-robust ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detector , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[6]  K. Masu,et al.  An inductorless injection-locked PLL with 1/2- and 1/4-integral subharmonic locking in 90 nm CMOS , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Jaehyouk Choi,et al.  A PVT-robust −59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[8]  Behzad Razavi,et al.  A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer , 2016, IEEE Journal of Solid-State Circuits.

[9]  Shen-Iuan Liu,et al.  A Loop Gain Optimization Technique for Integer-$N$ TDC-Based Phase-Locked Loops , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Jaehyouk Choi,et al.  A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector , 2016, IEEE Journal of Solid-State Circuits.

[11]  Jaehyouk Choi,et al.  A −242-dB FOM and −71-dBc reference spur ring-VCO-based ultra-low-jitter switched-loop-filter PLL using a fast phase-error correction technique , 2017, 2017 Symposium on VLSI Circuits.

[12]  Taeik Kim,et al.  19.3 A 2.4GHz 1.5mW digital MDLL using pulse-width comparator and double injection technique in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[13]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[14]  Jaehyouk Choi,et al.  A 450-fs jitter PVT-robust fractional-resolution injection-locked clock multiplier using a DLL-based calibrator with replica-delay-cells , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[15]  Behzad Razavi,et al.  19.5 A 2.4GHz RF fractional-N synthesizer with 0.25fREF BW , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[16]  Kenichi Okada,et al.  A 0.022mm2 970µW dual-loop injection-locked PLL with −243dB FOM using synthesizable all-digital PVT calibration circuits , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[18]  Jaehyouk Choi,et al.  A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-Time PVT Calibrator With Replica-Delay Cells , 2016, IEEE Journal of Solid-State Circuits.

[19]  R. Dutton,et al.  Minimum achievable phase noise of RC oscillators , 2005, IEEE Journal of Solid-State Circuits.

[20]  Jaehyouk Choi,et al.  A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for $\Delta\Sigma$ PLLs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Zhiqiang Huang,et al.  2.3 A 4.2µs-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[22]  Ahmed Elkholy,et al.  8.6 A 2.5-to-5.75GHz 5mW 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[23]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[24]  Atila Alvandpour,et al.  First-Harmonic Injection-Locked Ring Oscillators , 2006, IEEE Custom Integrated Circuits Conference 2006.

[25]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[26]  Behzad Razavi,et al.  On the Stability of Charge-Pump Phase-Locked Loops , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Kenichi Okada,et al.  15.1 A 0.0066mm2 780μW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).