Implementation of a Multi-Core Data Link Layer Processor for THz Communication

In this paper, we discuss the main challenges and our solutions proposed for implementation of a high-speed data link layer processor. Our target is to achieve processing throughput faster than 20 Gbps. Meanwhile a single core of our implementation achieves ''only'' ~28 Gbps, we propose a multi-core solution that can run up to ~110 Gbps. For this purpose, we use baseband signal splitters and combiners. Alternatively, we come up with Parallel Sequence Spread Spectrum (PSSS). After splitting the input signal, we divide the required processing-effort among a set of parallel baseband and data link layer processors. The discussed data link layer processor uses hybrid-automatic-repeat-request-I (HARQ-I) with link adaptation and selective fragment repetitions. Such solution significantly improves the efficiency of the method and allows to reduce the implementation complexity when compared to HARQ-III. The main issue discussed in the article is power and energy consumption. Our solution consumes maximally 300 mW at 27.9 Gbps, including forward error correction (FEC) engine.

[1]  Jörg Nolte,et al.  Improving energy efficiency using a link adaptation algorithm dedicated for 100 Gbps wireless communication , 2017 .

[2]  Lukasz Lopacinski,et al.  Towards 100 Gbps wireless communication: Investigation of FEC interleavers for PSSS-15 spreading , 2017, IEEE EUROCON 2017 -17th International Conference on Smart Technologies.

[3]  Corrado Carta,et al.  A 210-GHz SiGe Balanced Amplifier for Ultrawideband and Low-Voltage Applications , 2017, IEEE Microwave and Wireless Components Letters.

[4]  Rolf Kraemer,et al.  Simulation of 100 Gbps using Parallel Sequence Spread Spectrum modulation (PSSS) with 240 GHz radio , 2015 .

[5]  Z. Wang,et al.  Multiple-symbol interleaved RS codes and two-pass decoding algorithm , 2016, China Communications.

[6]  Rolf Kraemer,et al.  Parallel RS Error Correction Structures Dedicated for 100 Gbps Wireless Data Link Layer , 2015, 2015 IEEE International Conference on Ubiquitous Wireless Broadband (ICUWB).

[7]  Dietmar Kissinger,et al.  An integrated frequency synthesizer in 130 nm SiGe BiCMOS technology for 28/38 GHz 5G wireless networks , 2017, 2017 12th European Microwave Integrated Circuits Conference (EuMIC).

[8]  A. Tessmann,et al.  Multi-level 20 Gbit/s PSSS transmission using a linearity-limited 240 GHz wireless frontend , 2015, 2015 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS).

[9]  Corrado Carta,et al.  0.5–20 GHz UWB distributed combiners for multi-antenna receivers , 2016, 2016 IEEE MTT-S Latin America Microwave Conference (LAMC).

[10]  Dietmar Kissinger,et al.  Design and layout strategies for integrated frequency synthesizers with high spectral purity , 2017 .

[11]  Rolf Kraemer,et al.  100 Gbps wireless – data link layer VHDL implementation , 2015 .

[12]  K. Schmalz,et al.  A 245 GHz CB LNA in SiGe , 2011, 2011 6th European Microwave Integrated Circuit Conference.

[13]  Rolf Kraemer,et al.  Data Link Layer Considerations for Future 100 Gbps Terahertz Band Transceivers , 2017, Wirel. Commun. Mob. Comput..

[14]  Corrado Carta,et al.  Layout considerations for common-base amplifiers operating at 200 GHz , 2017, 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[15]  Rolf Kraemer,et al.  System design considerations for a PSSS transceiver for 100Gbps wireless communication with emphasis on mixed signal implementation , 2015, 2015 IEEE 16th Annual Wireless and Microwave Technology Conference (WAMICON).

[16]  Abdul Rehman Javed,et al.  System design and simulation of a PSSS based mixed signal transceiver for a 20 Gbps bandwidth limited communication link , 2015 .

[17]  Stephan Bunse,et al.  Towards 100G packet processing: Challenges and technologies , 2009 .