Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems

In the near future, portable embedded devices must run multimedia and wireless network applications with enormous computational performance (1-40GOPS) requirements at a low energy consumption (0.1-2W). In these applications, the dynamic memory subsystem is currently one of the main sources of power consumption and its inappropriate management can severely affect the performance of the whole system. Within this context, the construction and power evaluation of custom memory managers is one of the most difficult parts for an efficient mapping of such dynamic applications on low-power embedded systems. In this paper, we present a new system-level approach to model complex dynamic memory managers integrating detailed power profiling information. This approach allows to obtain power consumption estimates, memory footprint and memory access values to refine the dynamic memory management of the system in an early stage of the design flow and to easily explore the large search space of memory manager implementations.

[1]  Paul R. Wilson,et al.  Dynamic Storage Allocation: A Survey and Critical Review , 1995, IWMM.

[2]  George Varghese,et al.  Efficient fair queueing using deficit round robin , 1995, SIGCOMM '95.

[3]  Reinhard Koch,et al.  Metric 3D Surface Reconstruction from Uncalibrated Image Sequences , 1998, SMILE.

[4]  Paul R. Wilson,et al.  The memory fragmentation problem: solved? , 1998, ISMM '98.

[5]  Mary Jane Irwin,et al.  Architecture-level power estimation and design experiments , 2001, TODE.

[6]  Francky Catthoor,et al.  Dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[7]  David Vandevoorde,et al.  C++ Templates , 2002 .

[8]  Mahmut T. Kandemir,et al.  Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework , 2003, IEEE Trans. Computers.

[9]  David Notkin,et al.  Using role components in implement collaboration-based designs , 1996, OOPSLA '96.

[10]  Niraj K. Jha,et al.  High-level software energy macro-modeling , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[11]  Henrietta Hardy Mrs Hammond.  The complete guide , 1883 .

[12]  Yannis Smaragdakis,et al.  Mixin-Based Programming in C++ , 2000, GCSE.

[13]  Luca Benini,et al.  Performance Analysis of Arbitration Policies for SoC Communication Architectures , 2003, Des. Autom. Embed. Syst..

[14]  Giuseppe Attardi,et al.  A customisable memory management framework for C++ , 1998 .

[15]  Douglas Gregor,et al.  C++ Templates: The Complete Guide , 2002 .

[16]  Giuseppe Attardi,et al.  A Customisable Memory Management Framework for C++ , 1998, Softw. Pract. Exp..

[17]  Kiem-Phong Vo.  Vmalloc: A General and Efficient Memory Allocator , 1996 .

[18]  Wendong Hu,et al.  NetBench: a benchmarking suite for network processors , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[19]  Kiem-Phong Vo,et al.  Vmalloc: A General and Efficient Memory Allocator , 1996, Softw. Pract. Exp..

[20]  Rudy Lauwereins,et al.  A QoS Framework for Interactive 3D Applications , 2002, WSCG.

[21]  Yannis Smaragdakis,et al.  Implementing Layered Designs with Mixin Layers , 1998, ECOOP.

[22]  Mark Horowitz,et al.  Timing Models for MOS Circuits , 1983 .

[23]  Chantal Ykman-Couvreur,et al.  Automated dynamic memory data type implementation exploration and optimization , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[24]  Jung Hong Chuang.  Level of Detail for 3D Graphics , 2002 .

[25]  Yannis Smaragdakis,et al.  Mixin layers: an object-oriented implementation technique for refinements and collaboration-based designs , 2002, TSEM.

[26]  M.A. Horowitz,et al.  Speed and power scaling of SRAM's , 2000, IEEE Journal of Solid-State Circuits.

[27]  Reinhard Koch,et al.  Metric 3D reconstruction from uncalibrated image sequence , 1998 .

[28]  D. Sarta,et al.  A data dependent approach to instruction level power estimation , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[29]  David Gay,et al.  Memory management with explicit regions , 1998, PLDI.

[30]  Kathryn S. McKinley,et al.  Composing high-performance memory allocators , 2001, PLDI '01.

[31]  Roy Stuart Hallquist.  DYNAMIC STORAGE ALLOCATION. , 1973 .

[32]  Rudy Lauwereins,et al.  Power Estimation Approach of Dynamic Data Storage on a Hardware Software Boundary Level , 2003, PATMOS.