Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling

For the first time, a dynamic negative bias temperature instability (DNBTI) effect in p-MOSFETs with ultrathin gate oxide (1.3 nm) has been studied. The interface traps generated under NBTI stressing corresponding to p-MOSFET operating condition of the "high" output state in a CMOS inverter, are subsequently passivated when the gate to drain voltage switches to positive corresponding to the p-MOSFET operating condition of the "low" output state in the CMOS inverter. Consequently, this DNBTI effect significantly prolongs the lifetime of p-MOSFETs operating in a digital circuit, and the conventional static NBTI (SNBTI) measurement underestimates the p-MOSFET lifetime. A physical model is presented to explain the DNBTI. This finding has significant impact on future scaling of CMOS devices.

[1]  J. Sun,et al.  Study of the atomic models of three donor‐like traps on oxidized silicon with aluminum gate from their processing dependences , 1983 .

[2]  Chih-Tang Sah,et al.  Study of the atomic models of three donorlike defects in silicon metal‐oxide‐semiconductor structures from their gate material and process dependencies , 1984 .

[3]  N. C. Das,et al.  Hot carrier induced interface trap annealing in silicon field effect transistors , 1993 .

[4]  J. Kavalieros,et al.  Direct-current measurements of oxide and interface traps on oxidized silicon , 1995 .

[5]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[6]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[7]  Chih-Tang Sah,et al.  Reduction of interface traps in p-channel MOS transistors during channel-hot-hole stress , 1998 .

[8]  K. Yamaguchi,et al.  The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[9]  T. Mogami,et al.  Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET's , 1999 .

[10]  Ying Jin,et al.  Electric passivation of interface traps at drain junction space charge region in p-MOS transistors , 2001, Microelectron. Reliab..