Sub-nW Wake-Up Receivers With Gate-Biased Self-Mixers and Time-Encoded Signal Processing

A fully integrated wake-up receiver in 65-nm low-power (LP) CMOS technology is presented. The receiver’s RF front end consists of a 40-stage MOS self-mixer using gate biasing to optimize the sensitivity; the baseband circuits use time-encoded analog signals to efficiently implement a matched filter with a DC offset cancellation loop at minimal power consumption. When operating at 434 MHz, the receiver has a −79.1-dBm sensitivity with a 110-ms latency while consuming 420 pW from 0.4 V. When operating at 1.016 GHz with the same latency, the sensitivity is −74 dBm and power consumption is 470 pW.

[1]  Gabriel M. Rebeiz,et al.  A Near-Zero-Power Wake-Up Receiver Achieving −69-dBm Sensitivity , 2018, IEEE Journal of Solid-State Circuits.

[2]  Peter R. Kinget,et al.  A -80.9dBm 450MHz Wake-Up Receiver with Code-Domain Matched Filtering using a Continuous-Time Analog Correlator , 2019, 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[3]  Peter R. Kinget,et al.  28.1 A 0.42nW 434MHz -79.1dBm Wake-Up Receiver with a Time-Domain Integrator , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[4]  Jan M. Rabaey,et al.  A 2GHz 52 μW Wake-Up Receiver with -72dBm Sensitivity Using Uncertain-IF Architecture , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Gabriel M. Rebeiz,et al.  A 400 MHz 4.5 nW −63.8 dBm sensitivity wake-up receiver employing an active pseudo-balun envelope detector , 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference.

[6]  Peter R. Kinget,et al.  A Wake-Up Receiver With a Multi-Stage Self-Mixer and With Enhanced Sensitivity When Using an Interferer as Local Oscillator , 2019, IEEE Journal of Solid-State Circuits.

[7]  Sanket Jain,et al.  A 365nW −61.5 dBm sensitivity, 1.875 cm2 2.4 GHz wake-up receiver with rectifier-antenna co-design for passive gain , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[9]  Chih-Cheng Hsieh,et al.  A 0.4V 13b 270kS/S SAR-ISDM ADC with an opamp-less time-domain integrator , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[10]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[11]  Benton H. Calhoun,et al.  A −76dBm 7.4nW wakeup radio with automatic offset compensation , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[12]  B. Otis,et al.  PicoRadios for wireless sensor networks: the next challenge in ultra-low power design , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[14]  H. Yoshida,et al.  A 950-MHz rectifier circuit for sensor network tags with 10-m distance , 2006, IEEE Journal of Solid-State Circuits.