Novel input ESD protection circuit with substrate-triggering technique in a 0.25-/spl mu/m shallow-trench-isolation CMOS technology

A substrate-triggering technique, to increase the ESD robustness and to reduce the trigger voltage of the ESD protection device, is proposed to improve the ESD protection efficiency of the input ESD protection circuit in deep-submicron CMOS technology. Through suitable substrate-triggering design on the device structure, this proposed input ESD protection circuit can successfully protect the thinner gate oxide (50 /spl Aring/) of the input stage in a 0.25 /spl mu/m CMOS technology and sustain an ESD level above 2000 V without extra process modification.

[1]  Charvaka Duvvury,et al.  Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.

[2]  Chung-Yu Wu,et al.  Whole-chip ESD protection scheme for CMOS mixed-mode IC's in deep-submicron CMOS technology , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[3]  S.W. Sun,et al.  A novel 0.25 /spl mu/m shallow trench isolation technology , 1996, International Electron Devices Meeting. Technical Digest.

[4]  C. Duvvury,et al.  The impact of technology scaling on ESD robustness and protection circuit design , 1995 .