Power Modeling of Power Gated FSM and Its Low Power Realization by Simultaneous Partitioning and State Encoding Using Genetic Algorithm

Partitioning is an effective method for synthesis of low power finite state machines (FSM). To make the partitioning more effective power gating can be applied to turn OFF the inactive sub-machine. During transition from the states of one sub-machine to the states of other sub-machine, the supply voltage is required to be turned OFF for one sub-machine and turned ON for other sub-machine. This adjustment of supply voltage needs some amount of time. Hence, it effects the partitioning of FSMs for its power gated implementation as both the sub-machines are ON during this time. In this paper we have considered this issue by developing a new probabilistic power model of the power-gated design of FSM. As effective partitioning and encoding of FSM decides the power consumption of final power gating implementation, in this paper Genetic Algorithm (GA) has been used to solve this integrated problem of both bi-partitioning and encoding. Experimental results obtained show the effectiveness of the approach in terms of total dynamic power consumption, compared to the technique reported in the literature.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Vojin G. Oklobdzija,et al.  Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements , 2008, PATMOS.

[3]  Massoud Pedram,et al.  Design and application of multimodal power gating structures , 2009, 2009 10th International Symposium on Quality Electronic Design.

[4]  Suhwan Kim,et al.  Minimizing inductive noise in system-on-a-chip with multiple power gating structures , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[5]  Luca Benini,et al.  State assignment for low power dissipation , 1995 .

[6]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[7]  Vanish Talwar,et al.  Power Management of Datacenter Workloads Using Per-Core Power Gating , 2009, IEEE Computer Architecture Letters.

[8]  Yici Cai,et al.  FSM decomposition for power gating design automation in sequential circuits , 2005, 2005 6th International Conference on ASIC.

[9]  Santanu Chattopadhyay,et al.  Low power finite state machine synthesis using power-gating , 2011, Integr..

[10]  José C. Monteiro,et al.  Finite state machine decomposition for low power , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[11]  Reiner Kolla,et al.  Spanning tree based state encoding for low power dissipation , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[12]  Irith Pomeranz,et al.  GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[13]  TingTing Hwang,et al.  Low power realization of finite state machines—a decomposition approach , 1996, TODE.