A fast hardware software platform for computing irreducible testors

[1]  Qiang Shen,et al.  Finding rough and fuzzy-rough set reducts with SAT , 2014, Inf. Sci..

[2]  J. Ruiz-Shulcloper,et al.  Pattern recognition with mixed and incomplete data , 2008, Pattern Recognition and Image Analysis.

[3]  Maciej Kopczynski,et al.  FPGA in Rough-Granular Computing: Reduct Generation , 2014, 2014 IEEE/WIC/ACM International Joint Conferences on Web Intelligence (WI) and Intelligent Agent Technologies (IAT).

[4]  Ramlan Mahmod,et al.  Rough neural expert systems , 2000 .

[5]  Miguel Mora-González,et al.  A Fast Implementation of the CT_EXT Algorithm for the Testor Property Identification , 2010, MICAI.

[6]  Andrzej Skowron,et al.  The Discernibility Matrices and Functions in Information Systems , 1992, Intelligent Decision Support.

[7]  Russell Tessier,et al.  Birth and adolescence of reconfigurable computing: a survey of the first 20 years of field-programmable custom computing machines , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.

[8]  Maciej Kopczynski,et al.  FPGA in Rough Set Based Core and Reduct Computation , 2013, RSKT.

[9]  Maikel León,et al.  Features Selection Through FS-Testors in Case-Based Systems of Teaching-Learning , 2007, MICAI.

[10]  José Francisco Martínez Trinidad,et al.  The logical combinatorial approach to pattern recognition, an overview through selected works , 2001, Pattern Recognit..

[11]  Manuel Lazo-Cortés,et al.  A parallel hill-climbing algorithm to generate a subset of irreducible testors , 2014, Applied Intelligence.

[12]  Ashwin Kothari,et al.  FPGA Implementation of a Reduct Generation Algorithm based on Rough Set Theory , 2013 .

[13]  Eunice Ponce de León,et al.  Evolutionary computation in the identification of risk factors. Case of TRALI , 2014, Expert Syst. Appl..

[14]  Ashwin Kothari,et al.  Design and Implementation of Rough Set Algorithms on FPGA: A Survey , 2014 .

[15]  V. B. Kudryavtsev.  Test recognition theory , 2006 .

[16]  José Francisco Martínez Trinidad,et al.  Hardware-software platform for computing irreducible testors , 2012, Expert Syst. Appl..

[17]  María del Carmen Chávez,et al.  Putting Artificial Intelligence Techniques into a Concept Map to Build Educational Tools , 2007, IWINAC.

[18]  José Francisco Martínez Trinidad,et al.  FPGA-Based Architecture for Computing Testors , 2007, IDEAL.

[19]  Jesús Ariel Carrasco-Ochoa,et al.  A hardware architecture for filtering irreducible testors , 2014, 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14).

[20]  Manuel Lazo-Cortés,et al.  CT-EXT: An Algorithm for Computing Typical Testor Set , 2007, CIARP.

[21]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[22]  José Francisco Martínez Trinidad,et al.  On the relation between rough set reducts and typical testors , 2015, Inf. Sci..

[23]  Jesús Ariel Carrasco-Ochoa,et al.  On the Design and Implementation of a High Performance Configurable Architecture for Testor Identification , 2006, CIARP.