论文信息 - Evaluation of Shared Cache Architectures for TPC-H - 字舞流文

Evaluation of Shared Cache Architectures for TPC-H

Michel Dubois | Jaeheon Jeong | Ashwini Nanda | Ashwini K. Nanda | Mahsa Rouhanizadeh | M. Dubois | Jaeheon Jeong | M. Rouhanizadeh | Shahin Jarhomi | Shahin Jarhomi

[1] Luiz André Barroso,et al. Memory system characterization of commercial workloads , 1998, ISCA.

[2] Michel Dubois,et al. Cache inclusion and processor sampling in multiprocessor simulations , 1993, SIGMETRICS '93.

[3] David A. Wood,et al. A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches , 1994, IEEE Trans. Computers.

[4] Janak H. Patel,et al. Performance of shared cache for parallel-pipelined computer systems , 1983, ISCA '83.

[5] David A. Wood,et al. A model for estimating trace-sample miss ratios , 1991, SIGMETRICS '91.

[6] Wen-Hann Wang,et al. Efficient trace-driven simulation methods for cache performance analysis , 1991, TOCS.

[7] Janak H. Patel,et al. Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems , 1988, IEEE Trans. Computers.

[8] Thomas Roberts Puzak,et al. Analysis of cache replacement-algorithms , 1985 .