Extending gate-level diagnosis tools to CMOS intra-gate faults

A comprehensive solution to the intra-gate diagnosis problem, including intra-gate bridging and stuck-open faults is provided. The work is based on a local transformation technique that allows transistor-level faults to be diagnosed by the commonly available gate-level fault diagnosis tools without having to deal with the complexity of a transistor-level description of the whole circuit. Three transformations are described: one for stuck-open faults, one for intra-gate resistive-open faults and one for intra-gate bridging faults. Experimental work has been conducted at NXP Semiconductors using the NXP diagnosis tool – FALOC. A number of real diagnosis results from the wafer testing data including both stuck-open faults and intra-gate bridging faults have confirmed the effectiveness of this new method.

[1]  R. D. Blanton,et al.  A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.

[2]  Edward J. McCluskey,et al.  Diagnosis of sequence-dependent chips , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[3]  Xinyue. Fan.  Intra-gate fault diagnosis of CMOS integrated circuits , 2006 .

[4]  Xinyue Fan,et al.  A novel stuck-at based method for transistor stuck-open fault diagnosis , 2005, IEEE International Conference on Test, 2005..

[5]  M. Lousberg,et al.  On Electrical Fault Diagnosis in Full-Scan Circuits , 2001 .

[6]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[7]  Leendert M. Huisman.  Diagnosing arbitrary defects in logic designs using single location at a time (SLAT) , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[9]  Peter C. Maxwell,et al.  Better models or better algorithms? techniques to improve fault diagnosis , 1995 .

[10]  Enamul Amyeen,et al.  Improving Precision Using Mixed-level Fault Diagnosis , 2006, 2006 IEEE International Test Conference.

[11]  Edward J. McCluskey,et al.  Testing for resistive opens and stuck opens , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[12]  G. Gronthoud,et al.  A gate-level method for transistor-level bridging fault diagnosis , 2006, 24th IEEE VLSI Test Symposium.

[13]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).