A new Method for the Analysis of Radiation-induced Effects in 3D VLSI Face-to-Back LUTs

In recent years, three-dimensional IC (3D IC) has gained much attention as a promising approach to increase IC performance due to their several advantages in terms of integration density, power dissipation and achievable clock frequencies. However, the reliability of 3D ICs regarding soft errors induced by radiation is not investigated yet. In this work, we propose a method for evaluating the sensitivity of 3D ICs to Single Event Transient induced by Heavy Ions. The flow starts with identifying the characteristics of the generated transient pulses with respect to the radiation profile and 3D layout of the design. Secondly, our method provides a Dynamic Error Rate using a Simulation-based Fault Injection environment. Experimental results achieved applying the approach on a 15nm 3D configurable Look-Up-Table (LUT) designed on two tiers demonstrated the feasibility of the method, showing the vulnerability characterization of four different functional configurations using eight different types of heavy ions.

[1]  Viktor K. Prasanna,et al.  On-chip memory efficient data layout for 2D FFT on 3D memory integrated FPGA , 2016, 2016 IEEE High Performance Extreme Computing Conference (HPEC).

[2]  H. Ohno,et al.  Ultrafast parallel reconfiguration of 3D-stacked reconfigurable spin logic chip with on-chip SPRAM (SPin-transfer torque RAM) , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[3]  Futoshi Furuta,et al.  Scalable 3D-FPGA using wafer-to-wafer TSV interconnect of 15 Tbps/W, 3.3 Tbps/mm2 , 2013, 2013 Symposium on VLSI Circuits.

[4]  C.-J. Richard Shi,et al.  CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Masahiro Iida,et al.  A novel reconfigurable logic device base on 3D stack technology , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[6]  Erik Jan Marinissen,et al.  Interconnect test for 3D stacked memory-on-logic , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  S. Gerardin,et al.  Effects of Heavy-Ion Irradiation on Vertical 3-D NAND Flash Memories , 2018, IEEE Transactions on Nuclear Science.

[8]  Joon-Sung Yang,et al.  READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution , 2018, IEEE Transactions on Computers.

[9]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[10]  Dmitry V. Boychenko,et al.  IC SEE Comparative Studies at UCL and JINR Heavy Ion Accelerators , 2016, 2016 IEEE Radiation Effects Data Workshop (REDW).

[11]  Yuan Xu,et al.  An open 45nm PD-SOI standard cell library based on verified BSIM SOI spice model with predictive technology , 2013, 2013 IEEE 10th International Conference on ASIC.

[12]  Hiroaki Kobayashi,et al.  On-chip checkpointing with 3D-stacked memories , 2014, 2014 International 3D Systems Integration Conference (3DIC).