Hybrid Test Data Transportation Scheme for Advanced NoC-Based SoCs

Network-on-chip (NoC) has evolved to overcome the issues of traditional bus-based on-chip interconnect. In NoC-reuse as TAM, the test schedulers are constrained with the topological position of cores and test access points, which may negatively affect the test time. This paper presents a scalable hybrid test data transportation scheme that allows to simultaneously test multiple heterogeneous cores of NoC-based SoCs, while reusing NoC as TAM. In the proposed test scheme, single test stimuli set of multiple CUTs is embedded into each flit of the test stimuli packets and those packets are multicast to the targeted CUTs. However, the test response packets of each CUT are unicast towards the tester. To reduce network load, a flit is filled with maximum possible test response sets before unicasting towards the tester. With the aid of Verilog and analytical simulations, the proposed scheme is proved effective and the results are compared with some recent techniques.

[1]  Luigi Carro,et al.  The impact of NoC reuse on the testing of core-based systems , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[2]  Radu Marculescu,et al.  "It's a small world after all": NoC performance optimization via long-range link insertion , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Sandeep Koranne,et al.  On the use of k-tuples for SoC test schedule representation , 2002, Proceedings. International Test Conference.

[4]  Seung Eun Lee,et al.  On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture , 2007, Fourth International Conference on Information Technology (ITNG'07).

[5]  Sungho Kang,et al.  NoC-Based SoC Test Scheduling Using Ant Colony Optimization , 2008 .

[6]  M. Gail Jones,et al.  It's a Small World After All. , 2005 .

[7]  Manfred Glesner,et al.  Planar adaptive network-on-chip supporting deadlock-free and efficient tree-based multicast routing method , 2012, Microprocess. Microsystems.

[8]  Hoi-Jun Yoo,et al.  A 118.4 GB/s Multi-Casting Network-on-Chip With Hierarchical Star-Ring Combined Topology for Real-Time Object Recognition , 2010, IEEE Journal of Solid-State Circuits.

[9]  Petru Eles,et al.  Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns , 2008, 2008 Design, Automation and Test in Europe.

[10]  Rached Tourki,et al.  Design and implementation of low latency network interface for network on chip , 2010, 2010 5th International Design and Test Workshop.

[11]  Krishnendu Chakrabarty,et al.  Optimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs , 2014, IEEE Transactions on Computers.

[12]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[13]  S.K. Goel,et al.  A novel test time reduction algorithm for test architecture design for core-based system chips , 2002, Proceedings The Seventh IEEE European Test Workshop.

[14]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[15]  Ye Zhang,et al.  Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Krishnendu Chakrabarty,et al.  A dynamic programming solution for optimizing test delivery in multicore SOCs , 2012, 2012 IEEE International Test Conference.

[17]  Bill Lin,et al.  Custom Networks-on-Chip Architectures With Multicast Routing , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[19]  Erik Jan Marinissen,et al.  Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip , 2003, IEEE Trans. Computers.

[20]  Ligang Hou,et al.  A Network on Chip Architecture and Performance Evaluation , 2010, 2010 Second International Conference on Networks Security, Wireless Communications and Trusted Computing.

[21]  Hideo Fujiwara,et al.  An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[22]  Huawei Li,et al.  T2- TAM:Reusing infrastructure resource to provide parallel testing for NoC based Chip , 2009, 2009 IEEE 8th International Conference on ASIC.

[23]  Axel Jantsch,et al.  Analysis and Evaluation of Circuit Switched NoC and Packet Switched NoC , 2013, 2013 Euromicro Conference on Digital System Design.

[24]  Manfred Glesner,et al.  New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip , 2011, IEEE Transactions on Parallel and Distributed Systems.

[25]  Rabi N. Mahapatra,et al.  A TDM Test Scheduling Method for Network-on-Chip Systems , 2005, 2005 Sixth International Workshop on Microprocessor Test and Verification.

[26]  Erik Jan Marinissen,et al.  Efficient test access mechanism optimization for system-on-chip , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Jin HoAhn,et al.  Test Scheduling of NoC-Based SoCs Using Multiple Test Clocks , 2006 .

[28]  Luca Benini,et al.  Packetization and routing analysis of on-chip multiprocessor networks , 2004, J. Syst. Archit..

[29]  Kees G. W. Goossens,et al.  A TDM NoC supporting QoS, multicast, and fast connection set-up , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[30]  Erik Jan Marinissen,et al.  SOC test architecture design for efficient utilization of test bandwidth , 2003, TODE.

[31]  José Duato,et al.  Efficient unicast and multicast support for CMPs , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[32]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[33]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[34]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[35]  Sungju Park,et al.  Parallel test method for NoC-based SoCs , 2009, 2009 International SoC Design Conference (ISOCC).

[36]  Manfred Glesner,et al.  Multicast Parallel Pipeline Router Architecture for Network-on-Chip , 2008, 2008 Design, Automation and Test in Europe.

[37]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[38]  Byeong-Gyu Nam,et al.  A Reconfigurable Lighting Engine for Mobile GPU Shaders , 2015 .

[39]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.

[40]  Dhiraj K. Pradhan,et al.  Test scheduling for network-on-chip with BIST and precedence constraints , 2004, 2004 International Conferce on Test.

[41]  Byeong-Gyu Nam,et al.  An Energy-Efficient 64-bit Prefix Adder based on Semidynamic and Bypassing Structures , 2015 .

[42]  Xu Yang,et al.  NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing , 2007, 2007 7th International Conference on ASIC.

[43]  Érika F. Cota,et al.  Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[44]  Jörg Henkel,et al.  AdNoC: Runtime Adaptive Network-on-Chip Architecture , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.