An experimental 1Mb DRAM with on-chip voltage limiter
暂无分享,去创建一个
This paper will report on an experimental 21μm<sup>2</sup>cell, single 5V 1Mb NMOS DRAM. Typical clata are: access time 90ns, power dissipation 300mW at 260ns cycle time. Chip area is 46mm<sup>2</sup>
[1] J. Yamada,et al. Submicron VLSI memory circuits , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.