Understanding multimedia application characteristics for designing programmable media processors

As part of our research into programmable media processors, we conducted a multimedia workload characterization study. The tight integration of architecture and compiler in any programmable processor requires evaluation of both technology-driven hardware tradeoffs and application-driven architectural tradeoffs. This study explores the latter area, providing an examination of the application-driven architectural issues from a compiler perspective. Using an augmented version of the MediaBench multimedia benchmark suite, compiling and analysis of the applications are performed using the IMPACT compiler. Characteristics including operation frequencies, basic block and branch statistics, data sizes, working set sizes, and scheduling parallelism are examined for purposes of defining the architectural resources necessary for programmable media processors.

[1]  Andrew Wolfe,et al.  Available parallelism in video applications , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[2]  Wayne Wolf,et al.  Study of cache system in video signal processors , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[3]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[4]  Wayne Wolf,et al.  Parallelism analysis of the memory system in single-chip VLIW video signal processors , 1998, Electronic Imaging.

[5]  Scott Mahlke,et al.  Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 1992.

[6]  V. Michael Bove,et al.  Multimedia Based on Object Models: Some Whys and Hows , 2022 .

[7]  Wayne H. Wolf,et al.  Trace-driven studies of VLIW video signal processors , 1998, SPAA '98.