Leakage Reduction for Domino Circuits in Sub-65nm Technologies

With aggressive technology scaling, leakage power is fast becoming a significant component of the total power consumption of high-performance circuits. In this paper, we analyse the gate leakage and subthreshold leakage current characteristics of domino circuits and propose a circuit which reduces both gate and subthreshold leakage, and thus the overall leakage of sub-65 nm domino circuits. Simulation results based on 45 nm BSIM4 models show that the gate leakage, subthreshold leakage and overall leakage are reduced by up to 94%, 64% and 89% respectively, as compared to the conventional dual-Vt designs. The proposed circuit maintains the inputs, the dynamic node and the output node at logic high, to reduce the gate leakage. It reduces subthreshold leakage by enhancing the stack effect and source biasing effect.

[1]  Anantha Chandrakasan,et al.  Subthreshold leakage modeling and reduction techniques [IC CAD tools] , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[2]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.

[3]  K. Asanović,et al.  Leakage-biased domino circuits for dynamic fine-grain leakage reduction , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[4]  Sung-Mo Kang,et al.  Leakage-proof domino circuit design for deep sub-100 nm technologies , 2004, 17th International Conference on VLSI Design. Proceedings..

[5]  James Kao,et al.  Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.

[6]  R.B. Brown,et al.  Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[7]  Mohamed I. Elmasry,et al.  Leakage control for large fan-in Domino gates using substrate biasing , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).

[8]  Zhiyu Liu,et al.  Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling , 2005, Proceedings 2005 IEEE International SOC Conference.

[9]  Eby G. Friedman,et al.  Energy efficient dual threshold voltage dynamic circuits employing sleep switches to minimize subthreshold leakage , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).